Forum Discussion

Honored Contributor

9 years ago

HPS CLK1 and CLK2 crystal oscillators

In most eval boards of Cyclone 5 Soc I have seen, they generate the 25 MHz HPS_CLK1 and HPS_CLK2 from a chip that has one input clk pin and multiple output clock pins. Some of the chip outputs are cl...

Altera_Forum

Honored Contributor

9 years ago

I believe you can but there is a jitter requirement for the HPS PLL Input (refer to https://www.altera.com/en_us/pdfs/literature/hb/cyclone-v/cv_51002.pdf page 53). Also note that some peripheral (USB, Ethernet) may require you to supply an external clock of certain frequency to the PHY or the SoC chip (depending on mode).

Forum Discussion

HPS CLK1 and CLK2 crystal oscillators

Recent Discussions

1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

MAX10 DDR3 Timing

Help with BTS and .sof example files for Agilex 7 AGM039EA

Quartus Pro simulation libraries for Riviera Pro