how to use a fixed portion of fpga except logic lock?

I am working at module level and my cells seem to be scattered over the fpga board and hence i am experiencing high IC delays and if i constrain one the other paths get affected... I know about og...