Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to reduce the area of my design?
Hi all, I'm doing an FPGA design with Stratix 3; And our design doesn't fit into a single chip. Our FPGA has 38000 Combinational ALUTs and 38000 dedicated logic registers; Our design tak...
Altera_ForumHonored Contributor
Honored ContributorI would go through the fit report and see which entities are using the most logic - and then see if you could afford to change their size.
