Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

how to make a testbench

Dear all, Can anyone give me simple example on how to make a testbench in vhdl using ModelSim. thanks
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Dear kaz,

Thanks for reply.I will study the document first.