Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

How to make a NULL FPGA (CycloneII) - a complete empty design

I am trying to make a FPGA design that behaves just like an unconfigured FPGA - from a boundary scan point of view. Why ? we test boards with Boundary scan ,and factory new boards with empty flash...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Yes, the scanchain is hardware wired and that is why it is not changed in length.

For LVDS, the N-pin is not connected to the IO pin while in Boundary Scan mode. The P-pin will behave like the usual IO pin. Therefore, you have to set the N-pin as untestable in the BSDL file by making it linkage pin and setting the behavior to untestable.