How to make a NULL FPGA (CycloneII) - a complete empty design

I am trying to make a FPGA design that behaves just like an unconfigured FPGA - from a boundary scan point of view. Why ? we test boards with Boundary scan ,and factory new boards with empty flash...