Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

How to generate JIC file with two niosII CPU

There're two nios II SOPC in my design. After compilation of the FPGA design, the SOF file is generated. And for two nios II processor, I have edited the software and after compilation, two ELF image...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Thank you for your reply. Now I have found the answer. I configured the processors boot from on chip memory, so when I compile the NIOS II software, there're two on_chip_mem_xx.hex file automatical generated in the folder of the whole project. So when I compile the whole project, the two .hex file will be compiled into .sof file. Then I convert the .sof file into .jic file and download it into the board, both processors can work normally. Is the procedure I describe above correct?