Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

How to generate JIC file with two niosII CPU

There're two nios II SOPC in my design. After compilation of the FPGA design, the SOF file is generated. And for two nios II processor, I have edited the software and after compilation, two ELF image...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

assuming you are using EPCS as configuration and as the reset vector in both processors, i think you will need a custom bootloader. the EPCS bootloader reads the location of the end of the .sof in EPCS, and starts reading data immediately after. you can probably use this for one of the Nios processors, but the other will need a custom bootloader with a partitioning scheme