How to generate JIC file with two niosII CPU

There're two nios II SOPC in my design. After compilation of the FPGA design, the SOF file is generated. And for two nios II processor, I have edited the software and after compilation, two ELF image...