--- Quote Start ---
Thank you, I have already gone through that website but there is no specific information of .qsf file or how to allocate the pin or how to right command for .qsf file.
Thank you for your help !!
--- Quote End ---
If you download the 'installation kit' at
ftp://ftp.altera.com/outgoing/devkit/13.0/stratixvgx_5sgxea7kf40_fpga_v13.0.0.0.exe, then
install it and look under
examples/golden_top/5sgxea7k2f40c2 there is a file
s5_golden_top.qar which is an Altera project archive file.
Open this file in Quartus and restore the archive as a sample project. Then in the directory:
s5_golden_top_restored you will find the file
s5_golden_top.qsf which is the basic template .qsf file you are looking for. There is also the corresponding verilog
top level file:
s5_golden_top.v which goes along with it as the verilog top level project template.
Honored Contributor
