Altera_ForumHonored Contributor14 years agoHow to design a pwm generator? I intend to design a PWM block by Freq input(interger 16bit ). ----------------------------------------------------------------------- Now I use a division IP core to caculate the counter by a...Show More
Recent DiscussionsAgilex5 A5EB013BB23BE4S BSDLAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configuration