Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to define a variable and assign a variable
want to define and assign variable, however got error when use variable Error (10500): VHDL syntax error at LabT1.vhd(31) near text "variable"; expecting "end", or "(", or an identifier ("variable"...
Altera_ForumHonored Contributor
Honored ContributorAs a general suggestion, you should use CONSTANT objects instead of variables. They can be defined in the declaration part of the architecture with arithmetic expressions.
An address counter to select data bytes for transmission is missing. You also can't send 8-Bit data to a 4-Bit transmit port.
