How to define a variable and assign a variable

Reviewing some of your posts, I get the impression that you are missing a good VHDL text book.

Various VHDL syntax errors in your text:

- double begin in the architecture

- declaration of regular variables outside a process or function

- variable declaration without a type specification

- using Verilog operators and comment syntax in VHDL

- broken case construct