Altera_ForumHonored Contributor15 years agoHow to deal with this warning? Hi Dears: Below is the warning info: "Warning: PLL cross checking found inconsistent PLL clock settings: Warning: Clock: inst2|altpll_component|pll|clk[0] with master clock period: 2...Show More
Altera_ForumHonored Contributor15 years agoHi josyb: Yes, you are right! I just only need a clock output. 3ks Jerry
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?