Altera_ForumHonored Contributor14 years agoHow to deal with this warning? Hi Dears: Below is the warning info: "Warning: PLL cross checking found inconsistent PLL clock settings: Warning: Clock: inst2|altpll_component|pll|clk[0] with master clock period: 2...Show More
Altera_ForumHonored Contributor14 years agoHi josyb: Yes, you are right! I just only need a clock output. 3ks Jerry
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information