Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to control the I/O pins during power up or configration
Hi everyone, I'm working on a project which will use fpga as inteface for emif of TI DSP. I will use cyclone or cyclone II as this inteface chip. But some FPGA's I/O pins should remain Low durin...
Altera_ForumHonored Contributor
Honored ContributorThis is achieved by default pin behavior as long as load pins won't sink current. But interference supression or supply voltage sequencing issues can require additional pullups in some cases.
