Forum Discussion
MOliv45
New Contributor
2 years agoHow to constrain inter-clock transfers with very low default relationiship (1 ps)?
=== SHORT INTRO === Due to some questionable architecture decisions in the past, we ended up with a large circuit implemented in three related clock frequencies using timing division multiplexing. T...
RichardT_altera
Super Contributor
1 year agoNoted. Will this process take some time?
If so, I will transition this thread to community support, meaning it will not be attended by an Altera agent, as we do not want the case to idle for too long.
Rest assured, if you need further assistance, you can always file a new case, and we'll be ready to provide support promptly.
Thank you for your understanding.
Regards,
Richard Tan