How to connect to standard components with Avalon-ST signals?

Hello, After writing a VHDL file and creating a wrapper for this design in Qsys, I get errors connecting the component to an Avalon-ST data bus. The messages are about missing ready, valid, ...