How to confirm pin assignment for a cyclone chip with LVDS, SSTLII, 2.5v LVCMOS I/O?

Hi All, I'm designing a FPGA project with cycloneIII. Since we have to use LVDS input together with DDR(SSTLII classI) and 2.5v LVCMOS voltage level I/O. the minimum pin distance betwee...