How to config external PLL for Alt_lvds?

Question

1. How to chose compensation mode? source sync or normal? 2. how to config output clock phase? I use stratix IV 820 device.

altera_forum · Answer

You can refer to information below in Altera website:  http://www.altera.com/support/examples/functionality/pll-clocking-stratix3.html  http://www.altera.com/support/kdb/solutions/rd11212007_95.html

Forum Discussion

How to config external PLL for Alt_lvds?

1 Reply

Recent Discussions

ALTPLL Megawizard keeps crashes

Agilex 9 Port Synchonization within A Tile

LTC Connector DE10-Standard FPGA

Agilex 5 BSDL Files

Agilex 3 ESD Protection