How to: compile to single file

Hi, I have a hierarchically project with several VHDL files. Is it possible to make 1 single file, that contains everything (Portmaps, entity, architechures, processes etc.)? Hopefully a VHDL file...