Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

How to: compile to single file

Hi, I have a hierarchically project with several VHDL files. Is it possible to make 1 single file, that contains everything (Portmaps, entity, architechures, processes etc.)? Hopefully a VHDL file...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Open the graphical file(the top level design)

and then select from the menu

File ->

Create/update ->

create hdl file for current file.

thats it.