Forum Discussion
Altera_Forum
Honored Contributor
13 years agoThe problem is resolved now. I could have the same source of core clock signal for two design. The only change I need to make is to choose a proper I/O standard for clock signals when assigning PINs in pin planner. Besides, I trying to synchronize transceiver reference clocks also.
Thanks everyone for your support.