Forum Discussion

Honored Contributor

14 years ago

How to calculate parameters for reconfigure a pll

Hello, i'm implementing a reconfigurable PLL using an ALTPLL e ALTPLLRECONFIG megafunction. I initialize my PLL with an input freq of 50MHz and only c0 output clock with output freq of 100MHz...

Altera_Forum

Honored Contributor

14 years ago

I would offer You to open PLL core configuration window and check all the variables. I believe You'll find what You need.

Here's kinda obvious:

50MHz * 12 / 6 = 50MHz * 2 = 100MHz

50MHz * 10 / 4 = 50MHz * 2.5 = 125MHz

Forum Discussion

How to calculate parameters for reconfigure a pll

Recent Discussions

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Timing Slacks inside Altera IP

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy