How does one overcome limitation of altera clock control block inputs?

The altera clock control block allows one to switch between 2 PLL clocks. These clock control hard IP blocks are fixed to specific PLLs. Is it bad idea to use normal logic multiplexer only beca...