how do I generate 32k clock from cyclone V pll

For low frequencies, you would typically make a clock that is a power of two multiple of the clock frequency you want, and then use clock divider logic (which is simplified by having power of two) to generate either a clock enable signal (if you don't need a 50% duty clock), or a clock signal itself (if jitter and phase relationship is not of concern).