Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

How Could I use DDR in CyClone III Starter kit successfully?

Hello, I try to use the DDR in Cyclone III starter kit ,But I try it a lot of times ,It is not success ,even I do not know why I cannot to use the DDR IP.When I generate the project it hints err...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

I have compiled the DDR ,but in the last steps(EDA netlist Writer) it told me following:Error: Can't generate netlist output files because the file "E:/2008-04-01/DDR_71/auk_ddr_hp_controller.vhd" is an OpenCore Plus time-limited file