how can we enable and disable the particular modules we need in verilog?

i need to enable a particular module when some condition is satisfied and each module is selected on particular condition...i have written different modules now and i need to write a top module to co...