Hold time violation from PLL

Hi , My input clock is 50 Mhz and i am using PLL to generate 6 Mhz (Stratix III) . But i am getting violation e.g ...