Help needed! thx

Is it a custom FPGA project? Try to run a memory test from on-chip memory and test the sdram.

You probably have a timing problem. Check the settings in the memory controller, that your clocks are properly declared in Timequest, that your input/outputs are properly constrained, that your design meet the timing requirements and that you provide a clock with the correct phase shift to the sdram.