Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Help for storing nios II software and fpga config in flash

Hi, I need some help about storing fpga configuration and nios software in a extern flash. I'm using pci dev kit from altera which has a stratix II gx, a 512 Mb CFI flash and a epm570 with...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

inside sopc you must set the reset vector to the cfi device as you already mentioned.

but if your software image is not located at adr offset 0, the first byte of the cfi flash, then you must set the reset address and the offset.

you could have a look into your data memory with the debugger and check what you see inside your memory window. (the nios data master) there you should see correct 16 bit values, if not then there is a mismatch

as already said, check your address signals between nios via tristate bridge and the external cfi flash. also check if there are other devices connected to that tristate bridge and if they are unselected as well as all other signals set to a save condition.