Forum Discussion

Honored Contributor

12 years ago

Help, error occur during compilation. Can anyone help me please

Help, error occur during compilation. Can anyone help me please Error list “ 175001 could not place fractional PLL 12289 an error occurred while applying the peripheryconstraints. Review th...

Altera_Forum

Honored Contributor

12 years ago

You need to use a clock control block (ALTCLKCTRL megafunction) between your clk and the "Pll Clock input".

I think, that happens because your input clock is not feeded by a dedicated clock pin.

http://www.altera.com/support/kdb/solutions/rd03302012_430.html

Forum Discussion

Help, error occur during compilation. Can anyone help me please

Recent Discussions

FPGA issue on electronic board

MAX10 RSU upgrade succeeds, but device boots Factory image instead of Application

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

Max10 FPGA Programming with .pof file

About ALTIOBUF simulation