Forum Discussion

LouLoulou's avatar
LouLoulou
Icon for New Contributor rankNew Contributor
1 year ago

Help: Cyclone 10CL025YE144 implementing LVDS receiver and what pins I can do this on and how>

Dear All, I hope this message finds you well. I am currently exploring the implementation of LVDS directly on an FPGA, particularly on a Cyclone 10 LP device. My aim is to interface it with an LVDS ...
Generic Io
Other Ips
LouLoulou's avatar
LouLoulou
Icon for New Contributor rankNew Contributor
1 year ago
Thank you for the information. Can you point me to a PDF file that explains the emulated LvDS pins versus the hard LVDS pins? I was under the impression that any open could be an emulated LVDS pair but I don’t think that’s the case. Can someone please help me understand this? I’ve been struggling to find relevant documentation.
FvM's avatar
FvM
Icon for Super Contributor rankSuper Contributor
1 year ago
The difference is explained in device handbook, it matters only for LVDS TX. True LVDS RX function is available at all LVDS pairs.