Altera_ForumHonored Contributor18 years agoHelp !!!! Simulation Errors!!!!!!?!?!?! Hello. I am trying to simulate my file, but I keep receiving error messages no matter what. I am attempting to design a synchronous counter that outputs the the sequence 4-7-3-5-2. I am complet...Show More
Altera_ForumHonored Contributor18 years agoMore message please. It may be the problem of the *.vwf file or your codes.
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew