Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Heirarchy Jumping

Can anyone recommend a technique in VHDL or Quartus (generic VHDL is always preferable) for debugging where I could run signals from any part of my heirarchy up to the top level of my design to turn ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Hello,

a very general method would be to connect a debugvar: inout debugtype through the hierarchies. The type should be defined in a package used by all design files, the debugvar can be either a signal or a collection of physical pins in design top.

Obviously, each debugvar bit can be driven only from one design location.

Regards,

Frank