Forum Discussion

New Contributor

5 years ago

has anyone observed a programmer crash when S10 transceiver tile configured?

has anyone observed any Stratix 10 issues during configuration when transceiver tiles are used? Our observation is If left unused, programming will be successful. Only 1 of 4 transceiver tiles cau...

YuanLi_S_Intel

Regular Contributor

5 years ago

Hi Eugene,

Can you check if your ref clock is supplied properly. There is a KDB for this.

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/component/2019/why-does-the-configuration-fail-when-transceiver--pcie--hps-emif.html

Thank YOu.

Forum Discussion

has anyone observed a programmer crash when S10 transceiver tile configured?

Recent Discussions

IBIS models GTS banks agilex 5E

Clarification on Arria 10 Design Security Features

rsu_client failing to write to slot

Netlength Agilex5 028B

Agilex 7 Decoupling capacitor scaling factor