Hardware primitives giving odd behavior

I am a student just starting with Verilog and am trying to create a module to take all the numbers between 0 and 63 and then modulo them by three and five. I am trying to do it with a pair of ...