Forum Discussion
Altera_Forum
Honored Contributor
14 years agoDear Szymo,
I has try insert your given code above. But, this error occur: Error (10481): VHDL Use Clause error at clock_mux.vhd(4): design library "UNISIM" does not contain primary unit "VComponents" It is I miss anything?..Many thanks