Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Generating a signal with noise

What i am doing is i am trying to do is add random numbers to a signal to find PSD later. I wrote a code for random numbers generator which is working fine shown below: LIBRARY ieee; USE ie...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

try this:

u1 : random PORT MAP ( clk => clk1, random => rand_temp );

you forgot the random before the port map.

Is this just for testbench code? VHDL already has a built in random number generator for testbenches.