Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorGenerate flip-flop level RTL schematic
Hello, Quartus can generate RTL view, but using its LUT as primitive. ModelSim integrated into Quartus just don’t give RTL-like view. For learning VHDL basics, is there any configuration...
Altera_ForumHonored Contributor
Honored ContributorYour code didn't have a flip flop in it. Just a latch that had to be emulated with luts. You want the map view to see the most primitive level. An FPGA is all luts and registers. That's as primitive as it gets on anfpga
