Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorGenerate flip-flop level RTL schematic
Hello, Quartus can generate RTL view, but using its LUT as primitive. ModelSim integrated into Quartus just don’t give RTL-like view. For learning VHDL basics, is there any configuration...
Altera_ForumHonored Contributor
Honored ContributorThe picture you have posted are from ISE, which is Xilinx compilation software, not Quartus.
Modelsim wont give an RTL view, because it simulates your HDL code as is, it doesnt know about or care what the logic will be.
