Generate block of verilog

Hi Sir, I am studying Verilog language. Below is a exercise about 'Generate ' and 'Task'. The quartus compiler report 'Can't resolve multiple constant drivers for net "tsk.outdata" at...