Gate level simulation of clock-less design

Yes, it should show what you want. Note the timing delays are not nominal, i.e. if using the slow timing model(which is the most common) then all delays will be the slowest possible. Hardware will probably run considerably faster. Depending on your goals, that may or may not be a problem. (I believe newer devices don't have gate-level sims either, so you have to target something older...)