Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Function of LCELL

Hi

What is LCELL? When to use it? can it prevent glitch?

Thanks

Regards

Woei Chee

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Some info on LCELL here:

    http://www.altera.com/literature/ug/ug_low_level.pdf

Recent Discussions

  • YZhou98's avatar
    Shift Register Inference on Intel FPGAs – LUT-based Implementation Similar to Xilinx SRL?
    Solved
    5 hours ago
    YZhou98
  • hariprasathb's avatar
    LVDS TX/RX Pin Assignment Error in Quartus – Unable to Resolve
    5 hours ago
    hariprasathb
  • YogeshaDG's avatar
    Cyclone 10LP 3.3V interface 3.0V VCCIO Bank
    6 hours ago
    YogeshaDG
  • sean793's avatar
    MAX10 Soft SERDES set_input_delay constraints
    14 hours ago
    sean793
  • kaplanaonur's avatar
    Potential Documentation Error in ES-1057 Errata Doc: "HPS EMAC" Issue Listed for Arria 10 GX/GT
    Solved
    14 hours ago
    kaplanaonur
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo