Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

fsm debuging

fsm debugging Hi I started to check the fsm on real time and got some strange behaviors. I tried working with SignalTap but I didn't like the way he display the waves and we didn't really get ho...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I didn't compile the test bench in quartus only the main entity and its components.

the flag is a port I wanted to add in order to sign the main entity that the process is over but I can also take the pwm port from the component and assign it directly to a pin but then it want be visual in the main entity