Altera_ForumHonored Contributor13 years agoFPGA screen problem; Time requirements not meet Hi everybody, I read the similar subject here but I didn't find the solution of my problem. I have an image processing project, I'm sure that there isn't any error in algorithm and files which ...Show More
Altera_ForumHonored Contributor13 years agook, I sent an e-mail address to your message box. check it out.
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew