Altera_ForumHonored Contributor13 years agoFPGA instability after reset Hi all, I am working with a custom Cyclone IV E based HW that is suffering from strange startup instability. The HW runs fine under various stress tests and temperature ranges when programmed...Show More
Altera_ForumHonored Contributor13 years agoI see, thanks! I'll verify how this is implemented on my board.
Recent DiscussionsWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Cannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal Model