Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Fmax is small, please, help me to improve it!

Hi, in my small systemverilog project (about 1000 lines) I have one module that is critical to the performance (I attached it below). This module takes 4x16 bit words (In) per clock (Clk),...