Forum Discussion
Altera_Forum
Honored Contributor
13 years agoThanks Dave. I will do that, I appreciate it. Best, James
My new VHDL: California <= std_logic(FPGA_JOBS)Thanks Dave. I will do that, I appreciate it. Best, James
My new VHDL: California <= std_logic(FPGA_JOBS)