Altera_Forum
Honored Contributor
14 years agoFixed point in Verilog
Hi everyone! I'm learning about fixed point in verilog. I do not understand how to declare it. For example, the sign, the exponent and mantissa how to declare. Can u give me a specific example ? Plea...