Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

FIFO to SGDMA, FIFO Stays FULL memory not written.

Hello all, still a little new to NIOS and avalon components, but I've been going at it for a few days and I'm a bit stumped. I setup an external counter being fed through a custom Avalon compon...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Partially solved, the write_master wasn't hooked up to the CSR on the dispatcher, I now see the memory changing. The only problem remaining is that it still does not want to fire the interrupt

Edit: Now also solved solved forgot to enable IRQ